Abstract-A single-chip MPEG-2 MP@ML codec, integrating 3.8M gates on a 72-mm 2 die, is described. The codec employs a heterogeneous multiprocessor architecture in which six microprocessors with the same instruction set but different customization execute specific tasks such as video and audio concurrently. The microprocessor, developed for digital media processing, provides various extensions such as a very-long-instruction-word coprocessor, digital signal processor instructions, and hardware engines. Making full use of the extensions and optimizing the architecture of each microprocessor based upon the nature of specific tasks, the chip can execute not only MPEG-2 MP@ML video/audio/system encoding and decoding concurrently, but also MPEG-2 MP@HL decoding in real time.
I. INTRODUCTION
R ECENTLY, many single-chip MPEG-2 MP@ML video encoders and coders/decoders (codecs) have been developed [2] - [7] . Most of these devices have the same architectural characteristics: 1) heavy iteration of relatively simple tasks such as motion estimation, discrete cosine transform (DCT), quantization and variable length encoding is implemented using dedicated hardware engines, and 2) a simple embedded reduced-instruction set (RISC) or digital signal processor (DSP) is used to perform the remainder of the tasks. This organization is very common and provides a suitable balance between cost and performance. As semiconductor technology progresses, single-chip MPEG-2 MP@ML encoders have integrated audio and system [8] - [11] while keeping the above-mentioned architectural characteristics. However, the optimum architecture for video encoding/decoding is different from that for audio and system encoding/decoding. This motivates another architectural characteristic: a heterogeneous multiprocessor architecture, where each processor is optimized for a specific application such as video or audio.
Such application-specific processors are common in many applications. However, recent techniques employed in high-end microprocessors, such as out-of-order speculative execution, branch prediction, and circuit technologies to achieve high clock frequency, are unsuitable for these application-specific processors. On the other hand, the addition of application-specific instructions and/or hardware engines to accelerate heavy iteration of relatively simple tasks often results in a large gain in performance at little additional cost, especially in DSP applications. A heterogeneous multiprocessor architecture using simple and small microprocessors achieves a better cost-performance tradeoff than a single high-end general-purpose microprocessor with hardware engines, because a general-purpose microprocessor is too expensive to do the simple job of coordinating hardware engines. Based on this understanding, we have developed a customizable media embedded processor architecture [1] suitable for digital media processing. We have also developed hardware/software development tools to support the customization. We have applied the architecture and tools to develop a single-chip MPEG-2 MP@ML codec. It has a heterogeneous multiprocessor architecture in which each processor is optimized based on the nature of its intended application. The proposed chip can execute not only MPEG-2 MP@ML video/audio/system encoding and decoding simultaneously, but also MPEG-2 MP@HL decoding. Several MPEG-2 MP@ML video codecs [4] , [7] , MPEG-2 MP@ML video/audio/system encoders [8] - [11] , and MPEG-2 MP@HL decoders [12] - [15] have already been reported. However, none of these previous circuits are capable of performing all these functions with a single integrated circuit. Recently, an integrated circuit that is capable of performing these functions was developed [16] concurrently with our chip, but the detail has not been disclosed as far as the authors know.
The customizable media embedded processor architecture and hardware/software development tools to support customization are described in Sections II and III, respectively. The details of the MPEG-2 codec architecture and its large-scale integrated (LSI) implementation are described in Sections IV and V, respectively.
II. CUSTOMIZABLE MEDIA EMBEDDED
PROCESSOR ARCHITECTURE Fig. 1 shows the proposed media embedded processor architecture. It is customizable and consists of a basic part and an extensible part. The former is described in Section II-A and the latter is described in the subsequent sections. 
A. Basic Configuration
The basic configuration of the processor consists of the core instruction set, an instruction cache/RAM, a data cache/RAM, a direct-memory access (DMA) controller, and a bus bridge to a main bus, as shown in Fig. 1 . The base processor is a 32-bit five-stage simple RISC core which consists of about 50K gates and can operate at 200 MHz in 0.18-m CMOS technology. Basic properties as well as customizable extensions of this core are summarized in Table I [17] . The basic configurations include memory size and optional instructions such as multiply and divide. The configurable extensions are depicted in Fig. 1 and described in Sections IV-A-D.
B. VLIW Extension
Currently, the following two very-long-instruction-word (VLIW) extensions are supported: 1) 2-issue VLIW execution unit with a 32-bit instruction length; 2) 3-issue VLIW execution unit with a 64-bit instruction length [1] . In both cases, a core ALU and an extended coprocessor operate in parallel.
In addition, load/store instructions to/from coprocessor registers support an autoincrement with modulo addressing mode, in which the general-purpose registers (GPRs) in the RISC core are used as the address registers.
C. User Custom Instructions
The instruction format of user-custom instructions is limited to two register operands plus a 16-bit sub-opcode or immediate operand. Execution of each of these instruction must be completed within one clock cycle. Branch or load/store instructions cannot be added.
D. DSP Extension Instructions
Each DSP extension instruction contains two register operands plus a 16-bit sub-opcode or immediate operand. In these instructions, execution may exceed one cycle. State registers can be implemented. Load/store instructions from/to a data RAM can also be added. For example, a typical DSP pipeline might consist of an address calculation using the core ALU followed by load from the data RAM, which is further followed by multiply-accumulation with the extended DSP unit.
E. Hardware Engine and Local Memory
Heavy iteration of a relatively simple task can be implemented as a hardware engine. A C or C++ function is mapped into a hardware engine and its associated code as follows.
1) Arguments and return values which are integers are mapped into specific instructions to read or write registers in a hardware engine through the control bus. 2) Passing large data structure is performed by load/store instructions or using a DMA transfer through the local bus to/from local memory connected to the hardware engine. 3) A function call is performed by starting a hardware engine using a specific instruction to write to a command register in the hardware engine through the control bus. Both the control bus and the local bus are such that a load/store through the control bus, a DMA transfer over the local bus, and a hardware engine execution can operate in parallel.
F. Heterogeneous Multiprocessor Architecture
Multiple processors can be connected to shared memory using a main bus as shown in Fig. 1 . In this context, each processor is referred to as a media module (MM). Each MM contains a basic processor configuration and may also contain a coprocessor, user-custom instructions, DSP extensions, hardware engines, and local memories. The architecture of each MM can be optimized independently based on its target application. Both 32-and 64-bit bus widths are supported.
III. HARDWARE AND SOFTWARE DEVELOPMENT TOOL
We have also developed a tool that generates 1) synthesizable register transfer level (RTL), scripts for synthesis tools, and a verification program, and 2) a software development kit (assembler, compiler, linker, simulator, and debugger). The tool gener- ates these based on a script which describes the architecture extensions (see Fig. 2 ). This tool can significantly reduce the time required for hardware/software development. Details of this tool are described in [18] and [19] .
In practice, extending the architecture also yields the need for modification of the application C source code and addition of a C++ model to describe the function of the extended part. The compiler is extended automatically so that user-custom instructions and DSP extension instructions can be expressed as function calls in the C source code. To support the custom hardware engines, function calls must be replaced by data transfers through the control bus and the local bus. Our tool integrates the C++ model into the core simulator and produces a chip-level simulator. The corresponding RTL is automatically generated from the C++ model by a high-level synthesis tool as long as the extended part is relatively small. 
IV. MPEG-2 CODEC ARCHITECTURE
Based on the media embedded processor architecture, a codec integrated circuit was implemented. Table II shows the main functions of the chip. • video pre/postprocessing MM: video filter HWE and video I/O HWE; • general control MM: no extension (i.e., basic configuration only). The fact that the optimized architecture contains such a variety of MMs illustrates the necessity of the proposed extensible media processor. The methodology results in the effective reuse of common components and can be used in other applications such as image recognition [1] .
Next, an overview of software implementation is described. As shown in Fig. 4 , the MPEG-2 decode task is distributed to each MM as follows.
1) In the bitstream mux/demux MM, a bitstream input to the bitstream I/O HWE is transferred to the SDRAM by an interrupt handler. This bitstream is read from the SDRAM and demultiplexed into an audio elementary stream and a video elementary stream. These streams are written to the SDRAM. 1) In the video pre/postprocessing MM, a video source input to the video I/O HWE is transferred to the SDRAM by an interrupt handler. It is read from the SDRAM, preprocessed, and written to the SDRAM. 2) In the motion estimation MM, coarse-grain motion estimation is performed using the preprocessed video and the result is written to the SDRAM. 3) In the video encode/decode MM, the preprocessed video is encoded using the above result and the generated video elementary stream is written to the SDRAM. 4) In the audio MM, an audio source input to the audio I/O HWE is transferred to the SDRAM by an interrupt handler. Then it is encoded and the generated audio elementary stream is written to the SDRAM. 5) In the bitstream mux/demux MM, the video and audio elementary stream is read from the SDRAM and multiplexed into a program or transport stream. The result is written to the SDRAM. Finally, it is transferred to the bitstream I/O HWE by an interrupt handler. It is noted that data transfer between MMs is executed via the SDRAM. This implementation is essential in that it alleviates the difficulties in scheduling the multitasking operations. It is also indispensable for reducing the peak data transfer rate between the MMs, which justifies the single shared-bus architecture. The bus arbitration algorithm is fair roundrobin so that the worst case latency is easily estimated. Our method of data transfer between MMs causes simultaneous access to shared resources in the SDRAM. To resolve this problem, hardware semaphore registers are used.
On each MM, multiple tasks such as encode, decode, and I/O tasks can run pseudosimultaneously in an interrupt-driven and time-division-multiplex manner. A kernel for each MM to switch tasks is also customized based on the nature of the target application.
Several notable implementation details involving extensions of the media embedded processor are described in Sections IV-A-D.
A. DMA Controller
A DMA controller in each MM performs the following two functions.
1) Transferring a rectangular region between memory regions using a single command. This is often required in video applications and is usually implemented in MPEG-2 encoders. The implementation is similar to the one in [20] . 2) Descriptor chain mode to chain some DMA transfers. Descriptor tables are stored in a data RAM by software and are read by a DMA controller. This is indicated by the solid line from the data RAM to the DMAC in Fig. 1 . The descriptor chain mode reduces the frequency of interactions between hardware and software and makes software pipelining less complicated. This is especially important in the case of a shared-bus multiprocessor architecture, because it is very difficult to estimate when a DMA transfer finishes. Fig. 6 shows the structure of the VLIW extension in the audio MM. It has the following features:
B. Audio MM
1) eight 32-bit GPRs; 2) two 64-bit accumulators; 3) 32-bit ALU, shifter, and multiply-accumulator (MAC) supporting the following instructions: a) add, subtract, logical, shift, and funnel shift; b) multiply, multiply-add, and multiply-subtract; c) leading zero detect, absolute difference, MIN/MAX, and clipping. The processor core has two processing modes: core mode and VLIW mode. The core mode issues a 16-or 32-bit instruction each cycle. In the VLIW mode, a 32-bit fixed length instruction is executed. The mode is changed using a subroutine call and return instructions. Each VLIW instruction consists of a 32-bit core instruction, a 32-bit coprocessor instruction, or a combination of a 16-bit core instruction and coprocessor instruction. For instance, a 16-bit load instruction with address increment and a coprocessor multiply-addition instruction can be executed simultaneously. The GPRs in the core can be used as input data of the 32-bit MAC in the coprocessor. Furthermore, the leading zero detection, absolute difference, MIN/MAX, and clipping instructions are added to the processor core as optional instructions. The customization results in about a threefold improvement in performance over the basic processor core for fast Fourier transform (FFT) and filter operations, which appears in audio decoding and encoding.
C. Video Encode/Decode MM
The block diagram of the video encode/decode MM is shown in Fig. 7 . In MPEG-2 video encoding/decoding, most of the time-consuming operations are executed by the hardware engines, while the firmware's jobs are mainly to address calculations for DMA transfers and parameter preparation for the hardware engines. Some of the local memories are double buffered so that DMA transfers and all hardware engines can operate in parallel. This parallel operation is accomplished by a software pipeline technique. The unit of pipelining is the macroblock level.
The VLC and VLD functions utilize the DSP extension with a resource-sharing technique for sharing data between a DSP extension and a hardware engine. The VLD performs with the following two functions:
• as a DSP extension, with instructions to decode a symbol of a fixed/variable length code; • as a hardware engine, with a command to decode a macroblock. The use of the single-symbol decode instruction described above leads to an efficient implementation of the macroblockdecode command, since it allows the use of resources such as 1) local memory to store bitstream; 2) arithmetic unit to extract bits; and 3) control logic to refill a temporary bit buffer from the local memory.
An example of the use of these two functions is as follows. The macroblock-decode command stores macroblock header parameters such as the macroblock type and motion vectors in the data RAM. As an exception, the macroblock address increment [22] , which is the first variable length code in a macroblock header, is decoded by a DSP instruction because the software should not issue macroblock-decode commands for skipped macroblocks while it controls the rest of the pipeline. In addition, providing both the above DSP extension and the hardware engine makes it possible to support both 1) MPEG-2 MP@HL which requires high performance but little flexibility, and 2) other standards, such as JPEG, DV, and MPEG-4, which demand moderate performance but much flexibility.
Another feature that supports other standards is that hardware engines have not only macroblock commands but also single function commands such as Q, 8 8 DCT, and 2 4 8 IDCT. The single function commands share resources with the macroblock commands and make the hardware slightly more complex. As an example, the quantization method in JPEG [23] is somewhat different from that in MPEG-2 and, therefore, a macroblock command for MPEG-2 is inappropriate. In this case, the single function commands are still useful. Another example is 2 4 8 IDCT for DV decoding [24] . In DV decoding, the firmware's jobs of unpacking, variable length decoding, and inverse quantization are shared with the motion estimation MM which is not otherwise used in decoding. The same technique is useful for superposition of text and video object layers in MPEG-4 shape decoding [25] . Such a flexible task assignment to a MM is one of the advantages of our architecture compared with conventional dedicated architectures.
Several user-custom instructions for SIMD operations are added to the RISC core. They are parallel add, subtract, shift, set less than, logical operations, special instructions for encoding motion vectors, and byte shuffle. They are especially useful in calculating addresses of reference pictures and encoding motion vectors, which are dominant tasks of firmware in MPEG encoding. In addition, a predictive motion vectors (PMV) hardware engine is added to accelerate decoding motion vectors in MPEG-2 MP@HL decoding. The user-custom instructions are insufficient to achieve this level of performance.
The fine-grain motion estimation (ME Fine) hardware engine has the following functions:
• motion estimation with half pixel precision;
• mode selection (Candidates are {forward or backward or bidirectional} {frame or field} motion compensation (MC), dual-prime MC, no MC, and intra. Some modes are excluded depending on a picture coding type and a progressive frame flag.); • forming the best predicted picture corresponding to the selected mode and storing it in the prediction RAM; • calculating macroblock activity which is used for rate control. With the exception of the dual-prime MC option, all functions can be executed by a single command. If the dual-prime MC option is required, the command is split into two; for the dual-prime MC option, the first command is used to calculate an address, while the second command uses this address to transfer an opposite parity field.
The ME Fine hardware engine is separate from the motion estimation MM since fine-grain motion estimation requires not only block-matching operations but also other functions such as half-pixel interpolation and averaging forward and backward reference picture.
In summary, real-time MPEG-2 encoding/decoding, MPEG-4 encoding/decoding, and DV decoding in Table II 
D. Motion Estimation MM
The block diagram of the motion estimation MM is shown in Fig. 8 . The block-matching operation is dominant in MPEG-2 encoding and is implemented as a hardware engine. It consists of a pair of block-matching engines, a reference buffer, a reference prefetch buffer, and a target macroblock buffer. The latter two are double buffered so that the block-matching engines and DMA transfer can operate in parallel. The block-matching engines have the following features.
• Each block-matching engine has ability to perform an 8 8-pixel block-matching operation with one cycle throughput, which is attained by utilizing a pipelined SIMD structure. Efficient use of these engines achieves wide search range up to horizontal 144 pixels and vertical 96 pixels with a hierarchical multifield telescopic search algorithm [21] modified to reduce the required memory bandwidth to a third of the original value (using telescopic search algorithm causes an increase in the required memory bandwidth because the search location for each macroblock is irregular and it increases the amount of reference reading. The modified algorithm makes Fig. 9 . Microphotograph of the chip. the search location regular at the cost of more frequent current reading). It is worth noting that the architecture is fairly general and allows use of a wide variety of motion estimation algorithms.
• The shape of the search range can be flexibly set, which makes it possible to widen the search range when the input video is rapidly panning.
• The difference between pixel dc (or average) value of the current picture and that of the reference picture is compensated during the block-matching operation. It provides efficient motion estimation even if the input video contains a fade-in/out pattern. Table III shows the chip specification. It is fabricated using 0.18-m six-level metal CMOS technology, integrating 3.8M logic gates in the 72-mm die. It operates at 150 MHz and consumes 1.5 W to achieve the main functions such as the real-time codec operations listed in Table II . Fig. 9 shows a chip microphotograph and Fig. 10 shows a photograph of the reference system board. 
V. LSI IMPLEMENTATION

VI. CONCLUSION
This paper has presented an customizable embedded processor architecture and hardware/software development tools to support the customization. This architecture enables the quick development of an application-optimized heterogeneous multiprocessor. (By "application," we are referring to media processing applications such as video, audio, bitstream mux/demux, graphics, and image processing.) Based on this customizable architecture, an MPEG-2 MP@ML codec has been successfully developed. Making full use of customization, the chip can execute in real time: 1) MPEG-2 MP@ML video/audio/system simultaneous encoding and decoding; 2) MPEG-2 MP@HL decoding; 3) DV decoding; 4) MPEG-4 core profile plus interlace encoding and decoding; etc. We expect our approach to become more advantageous in the future as the design complexity and the demand for systems-on-chip increase. He joined the ULSI Research Center, Toshiba Corporation, Kawasaki, Japan, in 1991, where he was engaged in development of high-speed silicon bipolar devices. In 1995, he changed his field of activity to research and development of system LSI design, and is currently dedicated to system LSI firmware design and development in the SoC Research and Development Center.
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